

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/010,569	11/13/2001	Brian C. Barnes	2000.056600/TT4086	4325	
23720 75	90 08/27/2003				
WILLIAMS, MORGAN & AMERSON, P.C.			EXAMINER		
	10333 RICHMOND, SUITE 1100 HOUSTON, TX 77042			INOA, MIDYS	
	·		ART UNIT	PAPER NUMBER	
			2188	0	
			DATE MAILED: 08/27/2003	3	

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		Application No.	Applicant(s)			
		10/010,569	BARNES ET AL.			
		Examiner	Art Unit			
		Midys Inoa	2188			
Period fo	The MAILING DATE of this communication app r Reply	ears on the cover sheet with the	correspondence address			
A SHO THE N - Exter after - If the - If NO - Failur - Any re	DRTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. Issions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, apply received by the Office later than three months after the mailing dipatent term adjustment. See 37 CFR 1.704(b).	86(a). In no event, however, may a reply be ti within the statutory minimum of thirty (30) da rill apply and will expire SIX (6) MONTHS fron cause the application to become ABANDONI	mely filed ys will be considered timely. n the mailing date of this communication. ED (35 U.S.C. § 133).			
1)⊠	Responsive to communication(s) filed on 15 N	lovember 2002 .				
2a) <u></u> ☐	This action is FINAL . 2b)⊠ Thi	s action is non-final.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims						
·	Claim(s) <u>1-37</u> is/are pending in the application					
•	4a) Of the above claim(s) is/are withdray					
	Claim(s) is/are allowed.					
	5)⊠ Claim(s) <u>1-37</u> is/are rejected.					
•						
8)	Claim(s) are subject to restriction and/or	r election requirement.				
Applicati	on Papers					
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>13 November 2001</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
	inder 35 U.S.C. §§ 119 and 120					
-	Acknowledgment is made of a claim for foreign	i priority under 35 U.S.C. § 119(a)-(d) or (f).			
a)(☐ All b)☐ Some * c)☐ None of:	n have been received	v			
	1. Certified copies of the priority documents		tion No			
	2. Certified copies of the priority documents	• • • • • • • • • • • • • • • • • • • •				
* 8	 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
 a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. 						
Attachmen	t(s)					
2) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Information	ry (PTO-413) Paper No(s) Patent Application (PTO-152)			
C. Data da a d. T.	and a world Office					

Art Unit: 2188

DETAILED ACTION

Drawings

1. The drawings filed on November 13th, 2001 have been accepted by the examiner.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-2, 4-9, 11-14, 16-19, 21, 23-25, 27-29, 31-34 and 36-37 are rejected under 35 U.S.C. 102(b) as being anticipated by Maruyama (6,052,763).

Regarding Claims 1, 8, 11-13, 23, 32 and 36, Maruyama teaches a Processing Unit 340 ("execution unit") coupled to the memory unit 10 through the use of bus 15 and a memory controller 20 ("memory management unit") coupled to the DRAM memory 19. Maruyama also discloses a comparator 23 ("security check unit") receiving an access address and using a bus master ID table ("security attribute data structure") as an identifier to determine if the requesting processor is a bus master with privileges for performing a transaction. It is understood that since address space is typically divided into memory pages and an access address refers to a section in memory, the access address resides within a memory page. The comparator compares the processor's master ID ("security attribute") from the system bus interface unit 16 ("paging unit") with the bus master ID from the table and then outputs a signal indicating an error ("fault signal") if the processor's master ID does not match and a second signal if there is a match (Column 6, lines 11-40, Column 5, lines 20-40). In this case, the processor master ID represents

Application/Control Number: 10/010,569

Art Unit: 2188

a security attribute since the system uses it to ensure that the processor trying to access the memory is permitted to do so.

Regarding Claims 2, 14, 21, 24 and 29, Maruyama teaches a master ID data structure 24 comprising a master ID table ("table directory") and a lookup table ("security attribute table", Column 6, lines 48-54).

Regarding Claims 4-6, 16-18, 27-28, 31, and 37, Maruyama teaches using a master ID table ("accessing one security attribute data structure") to extract a master ID ("obtain additional security attribute", "SCID") and compare it to the master ID of the accessing processor. The master IDs in question are indicators of the security level of the accessing processor since they determine if the processor is authorized to perform any transactions in the memory system (Column 6, lines 30-55, Figure 4).

Regarding Claim 7, Maruyama teaches a comparator ("security check logic") obtaining a master ID ("security attribute") for the accessing processor from a master ID table ("security attribute structure") in order to compare the processor's master ID with the stored master ID (see Figure 4, Column 6 lines 29-40).

Regarding Claims 9, 19, 25 and 33, Maruyama teaches producing an output signal dependent on the comparison of the master ID from the master ID table and the master ID from the requesting processor. The result of such comparison determines what the privileges of the processor are and whether it is authorized to perform any transactions in the memory system ("security attributes").

Regarding Claim 34, Maruyama teaches a using an access address to obtain the master ID ("security attribute") for an accessing processor wherein a master ID data structure 24 comprises

Application/Control Number: 10/010,569

Art Unit: 2188

a master ID table ("table directory") and a lookup table ("security attribute table", Column 6, lines 48-54).

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 10, 20 22, 26, and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Maruyama (6,052,763) in view of applicant's admitted prior art.

Regarding Claims 10, 22, 26, and 35, Maruyama teaches the memory management system of claims 1, 13, and 23. Maruyama does not teach security attributes comprising a user/supervisor (U/S) bit and a read/write (R/W) bit. Applicant's admitted prior art discloses the memory protection features of an user/supervisor (U/S) bit and a read/write (R/W) bit where U/S=0 indicates that the memory page is an operating system page, U/S=1 indicates that the memory page is an user memory page, R/W=0 indicates that only read accesses are allowed, and R/W=1 indicates that both read and write accesses are allowed to the memory page (Page 4, lines 4-18). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the protection features disclosed in applicant's admitted prior art to the memory management system of Maruyama since these features would add further security to the system by allowing the further access controls such as user or supervisor assigned memory areas and memory areas assigned as read-only or read-write areas.

Application/Control Number: 10/010,569

Art Unit: 2188

Regarding Claim 20, Maruyama teaches the memory management system of claim 13. Maruyama does not teach a physical address within a selected memory page including a base address and an offset. Applicant's admitted prior art teaches a lower portion of an address ("offset") being used as an index of the memory page and a page frame base address being used to select the corresponding memory page. When the offset and the base address are combined, they form a physical address (Page 3, lines 21-25). It would have been obvious to one of ordinary skill in the art at the time the invention was made to give the system the ability to produce a physical address from the input of a linear address since such ability would allow the system in the case where linear addresses are being inputted.

Double Patenting

6. A rejection based on double patenting of the "same invention" type finds its support in the language of 35 U.S.C. 101 which states that "whoever invents or discovers any new and useful process ... may obtain a patent therefor..." (Emphasis added). Thus, the term "same invention," in this context, means an invention drawn to identical subject matter. See *Miller v. Eagle Mfg. Co.*, 151 U.S. 186 (1894); *In re Ockert*, 245 F.2d 467, 114 USPQ 330 (CCPA 1957); and *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970).

non statutory bowlote podentin

A statutory type (35 U.S.C. 101) double patenting rejection can be overcome by canceling or amending the conflicting claims so they are no longer coextensive in scope. The filing of a terminal disclaimer <u>cannot</u> overcome a double patenting rejection based upon 35 U.S.C. 101.

7. Claims 1-37 are provisionally rejected under 35 U.S.C. 101 as claiming the same provisional invention as that of claims 1-37 of copending Application No. 10/010,161. Although the conflicting claims are not identical, they are not patentably distinct from each other because it would have been obvious to one of ordinary skill in the art at the time the invention was made to replace the linear address being received in application 10/010,161 for the physical address being

Art Unit: 2188

received in application 10/010,569 since "a linear address has a corresponding physical address residing within a selected memory page".

This is a <u>provisional</u> double patenting rejection since the conflicting claims have not in fact been patented.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Inoa whose telephone number is (703) 305-7850. The examiner can normally be reached on M-F 7:00am - 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Midys Inda
Examiner
Art Unit 2188

MI

Mano Rednandha MANO RADMANASHAN SPE-TC2100